The stability under gate bias stress of unpassivated thin film transistors was studied by measuring the transfer and output characteristics at different temperatures. The active layer of these devices consisted of in nanocrystalline silicon deposited at 125ЊC by Hot-Wire Chemical Vapour Deposition. The dependence of the subthreshold activation energy on gate bias for different gate bias stresses is quite different from the one reported for hydrogenated amorphous silicon. This behaviour has been related to trapped charge in the active layer of the thin film transistor. ᮊ
Introduction

Ž
. Hot-Wire Chemical Vapour Deposition HWCVD is one of the most promising techniques to obtain Ž . hydrogenated amorphous silicon a-Si:H and hydro-Ž . genated nanocrystalline silicon nc-Si:H at low sub-Ž . strate temperatures -300ЊC over large areas and Ž .w x high deposition rates ) 1nmrs 1᎐3 Hydrogenated nanocrystalline silicon obtained by HWCVD is composed of small silicon crystallites, with an average grain size of a few nanometers embedded in an amorphous silicon matrix. As a result, nc-Si:H properties lay between those of a-Si:H and polysilicon Ž . with grain sizes of few micrometers .
Hydrogenated amorphous silicon thin-film transistors Ž . TFT are widely used in liquid crystal displays and matrix image sensors. However a-Si:H TFTs present electrical instability, mainly consisting of a threshold U Corresponding author. Tel. q34-93-4011002; fax: q34-93-
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Ž .
voltage V shift, when a gate voltage is applied for a t prolonged period of time. Two mechanisms contribute to threshold voltage instability: charge trapping in the gate insulator and defect creation in the band-gap of w x a-Si:H 4 .
In this paper, the stability of TFTs with nc-Si:H active layers deposited at 125ЊC by HWCVD is studied. The stability was investigated by examining the gate transfer characteristics and the dependence of the subthreshold current activation energy on gate bias for as-deposited samples and after negative and positive bias stress.
Experimental
Nanocrystalline thin-film transistors were deposited by HWCVD in an ultra-high-vacuum multichamber w x w set-up described elsewhere 5 . Process gases silane᎐ Ž .
x hydrogen mixture 4r76 sccm were catalytically dissociated by a tungsten wire heated to 1700ЊC. Substrate Ž temperature was around 125ЊC measured by a thermo-. couple attached to the heater and the process pressure 0040-6090r01r$ -see front matter ᮊ 2001 Elsevier Science B.V. All rights reserved. Ž . PII: S 0 0 4 0 -6 0 9 0 0 0 0 1 6 0 8 -4 ( ) was 1 = 10 y2 mbar. Under these conditions the deposition rate was 0.6 nmrs. Thin-film transistors used in this work are inverted staggered structures without top Ž . passivation layer. A thermally oxidised n-type 100 silicon wafer with a resistivity of 1᎐10 ⍀rcm was used as substrate. Thicknesses were 250 nm for the active layer and 250 nm for the silicon dioxide. An n q -doped Ž . layer 50 nm between the drain and source contacts and the intrinsic layer was also deposited by HWCVD. Finally a chromium layer was thermally evaporated and Ž . the metallic contacts drain and source were delimited by photolithographic techniques. The channel width was 137 m and its length 55 m, giving an aspect ratio Ž . for the device i.e. WrL of 2.5. Details on the fabricaw x tion process have been reported in a previous work 6 .
Different TFTs were electrically characterised by measuring the transfer and output characteristics. We also studied the dependence of the subthreshold cur-Ž . rent activation energies E s E y E on gate bias.
ACT C F
After the initial characterisation of the samples, stress-Ž ing processes at different gate voltages y40, y20 and . Ž . q40 V were performed at room temperature 298 K for 1000 s. All the measurements were performed under dark conditions by using a Hewlett᎐Packard HP4145B semiconductor parameter analyser and a temperature controlled chuck.
Results and discussion
The output and transfer characteristics of the transistors as deposited and after positive and negative gate bias stress are shown in Fig. 1a . From the output characteristics I vs. V it can be seen that there is DS DS not a current crowding and as a consequence we conclude that the influence of the source and drain contact resistance is not important in our devices. The absence Ž . of the Kink effect a rapid rise of I at high V DS DS indicates that the electron injection at the contacts is very small. The transfer characteristics in saturation regime were measured to determine the threshold voltage and the field effect mobility of the transistors. A threshold voltage of 6.9 V and field effect mobility of 0.3 cm 2 rV и s were obtained. After gate bias stress, a Ž . positive shift of threshold voltage ⌬V fq1 V for t Ž positive gate bias stress and a negative shift ⌬V fy1 t . V for negative gate bias stress were obtained.
The application of a gate voltage in field effect structures shifts the Fermi level inside the gap. This displacement allows us to study the electronic properties of the material. The rate at which E moves tics. The shift obtained after the application of negative gate bias stress is in opposite direction to the one observed for a-Si:H TFTs after a similar degradation w x process 8 .
We believe that the application of positivernegative bias stress to the gate causes redistributions in the trapped charge of the active layer in the TFT. Negative stress, for example, depletes the trapped charge between E and the conduction band, causing the F Fermi level to be slightly shifted towards the conduction band. Therefore, the application of small values of V easily shifts the E to the conduction band, re-GS F maining fixed by the band-tail states. This charge Ž trapped could be related to the impurities oxygen, . copper,... incorporated in the layer during the deposiw x tion process 9 .
The transistors were measured again 50 h after the stressing process. They showed the same characteristics as before the stressing process including threshold voltage and activation energy, these results also seem to confirm that charge trapping could be the main mechanism involved by the application of gate bias stress.
Conclusions
In this work we have presented the results of stress treatment of TFTs with nanocrystalline active layer Ž . fabricated at low temperature 125ЊC by HWCVD process. The results indicate that changes in the electrical characteristics of the device could be due to temporarily trapped charge in the material. In our future work detailed analysis of the interface states in the transistors by capacitance measurements will be performed.
